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Abstract—Current mirrors are core structures for
almost all analog mode circuits and are integral part
of a signal processing elements like op amps. The
performance of analog structures largely depends on
their characteristics. In this paper we present some of
the current mirror circuits and analyze their
performances, so that one can choose a suitable
current mirror for a particular application.
I.

INTRODUCTION

The analog circuits are implemented in the form of
standard building blocks, called analog signal processing
(ASP) cells [1]. The ASP cells consist of several basic
analog circuit structures and may have voltage mode
and/or current mode circuit structures. In Current mode
circuits (CMCs) input and output signals are currents.
Current mirror (CM) is one such structure, which finds
use in analog circuit structures. CMs may be used as
active load as they offer high impedance. They may also
be used as biasing structures as they provide better
insensitivity to the variations in power supply and
temperature [2].
In this article, some of the CMs with improved
performances are presented so that one can choose an
appropriate CM for specific applications.
II.

Figure 1.

Basic CM Structure

Input-output resistance
CM should have zero input and infinite output resistance
so that the input voltage will not vary with the input
currents and the output currents will not depend on the
applied output voltage. Output resistance is very
important parameter for a current mirror.
Output voltage swing
A CM requires a minimum voltage at the output to ensure
that the devices operate in saturation. This voltage is
called the output compliance voltage. For a simple current
mirror (Fig. 1) minimum voltage required is Vds2(sat).This
output compliance voltage may be different for different
topologies.
Input linear range
The total input current must be in the range where both
transistors (Ml and M2 in Fig. 1) operate saturations.
DC balance
The drain source voltage of the mirror transistors MI and
M2 (Fig. 1) should be equal.
The error due to the mismatch in drain to source voltages
is λ(Vds2-Vds1), where λ is the channel length modulation
coefficient.
Device matching
It requires perfect matching of the mirroring transistors
Ml and M2 (Fig. 1) for accurate mirroring of the signal
current. Current transfer ratio (CTR) is precisely set by
the (W/L) ratios.

BASIC CURRENT MIRROR

CM is a two terminal structure whose output current at
any instant of time is independent of voltage applied
across its output terminals (Fig. 1) and depends on the
input current. It allows precise copying of the current with
no sensitivity to variations in power supply and
temperature. The ratio of iout and iin is given by the ratio of
device dimensions that can be controlled with better

accuracy [3]. CM determines the characteristics of many
analog circuits [4]. Following are the performance
parameters of a current mirror.
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The study of various CM topologies is necessary so that
the circuit designers can choose an appropriate CM for
particular application.
III.

there will be higher output capacitance which degrades
the frequency response of a CM.

CLASSIFICATION OF CM

A CM may be a
1. Simple CM
2. Standard Cascode CM
3. High swing CMs
4. Improved Swing CMs
5. Wilson CMs
6. Regulated Cascode CMs
All CMs are useful and for selecting a particular CM, it
requires an in depth knowledge of these CMs.

Figure 2.

Output characteristics for simple CM Standard
Cascode CM

A. Simple Current Mirror

B. Standard Cascode Current Mirror

Fig. 1 shows the basic structure for a current mirror. It
uses the principle that if the gate source potentials of two
identical MOS transistors are equal, the channel current
should be equal. For a good current source, the MOSFETs
should operate in saturation region.

The small signal output resistance is a good measure of
the perfection of the current mirror. Higher performance
current mirrors will attempt to increase the value of rout.
The approach used to increase the output resistance is to
use cascode structure. Standard cascode CM shown in
Fig. 3 [6] is a good choice for increasing output
resistance.

For simple CM the minimum Vin value is given as

vin =v t +

2iin
βi

(1.1)

The output compliance voltage is given as

v out =

2iin
βi

(1.2)

The output resistance is given as

rout =rds2

(1.3)

Output characteristic for this structure is shown in Fig. 2.
It can be seen that the output current is not constant in
saturation mode as it is varying with change in output
voltage. This is because of its low output resistance (rds2).
This low output resistance is a major drawback of this
CM. The ratio of mirrored (iout) to the input current iin is
[5]

i out w 2 l1
=
iin l2 w1

(1.4)

Bigger size transistors achieve higher output resistance
which is very much desired for a good current mirror. But

Figure 3.

Standard Cascode CM Structure

The minimum input voltage vin for this structure is given
as

vin =2v t +2

2iin
βi

(1.5)

This value is double of the input compliance voltage for a
conventional CM
Output compliance voltage is given as
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2iin
βi

v out =v t +2

(1.6)

This is greater than the minimum voltage required for a
conventional cascode, by an amount of vt, threshold
voltage of a transistor.
The output resistance is given as [3]

rout =rds2 +rds4 +g m4 rds2 rds4 (1+η4 )

(1.7)

rout =g m4 rds2 rds4

(1.8)

Which is greater than the output resistance of simple CM,
by gain of a transistor ( g m rds )
Output characteristic of this structure is shown in Fig. 4.

Figure 4.

High Swing Cascode CM Structure

Figure 5.

This can be approximated as

The output characteristic for this structure is shown in
Fig. 6. As shown in figure, the output compliance voltage
is near about 1.5V which is lower than the value for
standard cascode CM. So this is a better topology than
standard cascode CM.

Output characteristics for Standard
Cascode CM
Output characteristics for high swing
Cascode CM

Figure 6.

As shown in Fig. 4, the output compliance voltage is near
about 1.63V. Also in saturation mode output current is not
varying with output voltage. This advantage is because of
its higher output resistance. The disadvantage of this
structure is its higher input and output compliance
voltage.
C. High Swing Cascode Current Mirror
The disadvantage of standard cascode current mirror is its
higher input and output compliance voltage. This high
swing cascode topology shown in Fig. 5 [3] is better
alternate as it provides the same output resistance as of
standard cascode but it provides low input and output
compliance voltage in comparison to standard cascode
structure.

In Fig. 5 the W/L ratio of transistor M3 is chosen one
fourth in respect to other transistors. That causes input
compliance voltage as

vin =v t +2

2i ref
βi

(1.9)

Then output compliance voltage becomes

v out =2

2i ref
βi

(1.10)

This is same as for conventional cascode structure.
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The output resistance for this structure is same as in
standard cascode structure. That is

rout =g m4 rds4 rds2

output compliance voltage. The output resistance for this
structure is given as

⎛1+r g (1+η3)+gm2rds1gm3rds3 ⎞
rout=rds3 +rds2 ⎜ ds3 m3
⎟ (1.12)
1+gm2rds2
⎝
⎠

(1.11)

The problem with this structure is that the Vds of M1 and
M2 are not equal. So the current iout will not be an
accurate replica of iref due to channel length modulation.
If exact mirroring of iout is desired with iref, then a slight
modification of Fig. 5 will minimize this problem. The
required structure is shown in Fig. 7. An additional
transistor M5 is added in series with M1 so as to make the
drain voltages of M1 and M2 to be equal, thus removing
any error due to channel length modulation.

The output resistance is seen to be comparable with that
of standard cascode current mirror.
The input compliance voltage is given as

vin =2v t +

2i out
2i out
+
β2
β3

(1.13)

The output compliance voltage is given as

v out =v t +

2i out
2i out
+
β2
β3

(1.14)

The output characteristic for this structure is shown in
Fig. 9.

Figure 7.

Improved high swing Cascode CM

D. Wilson Current Mirror
This is another type of current mirror. This circuit is an nchannel implementation of the well known Wilson current
mirror [7].

Figure 9.

Output characteristics for Wilson CM

As shown in this Fig. 9, the output compliance voltage is
approximated 1.63V. Also in saturation region its output
current is not varying with output voltage just because of
its higher output resistance. The advantage of Wilson CM
is its higher output resistance. Its main drawback is the
asymmetrical biasing, which causes large DC matching
error. This can be removed by adding one transistor in
series with transistor M1.

E. Regulated Cascode Current Mirror
Figure 8.

Wilson CM
As explained earlier, the well desired property of good
current mirror is its high output resistance. An
improvement in Wilson CM can be made if somehow its
output resistance is increased. This can be achieved by

As shown in Fig. 8, the output resistance of the Wilson
current mirror is increased through the use of negative
current feedback [8]. This structure has large input and
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As can be seen from this Fig. 11, output compliance
voltage for this structure is 1.5V. Also in saturation mode,
output current is constant as it should be ideally.

using negative current feedback circuit. The resulted
circuit is shown in Fig. 10 [9].

IV.

SIMULATION RESULTS

The circuits have been simulated using MCNC 1.25um
CMOS process level 2 spice parameters. The purpose was
to obtain higher output resistance and low output
compliance voltage. The performance comparison of
various CM structures is shown in table I.
TABLE I.

Character
istics
Figure 10.

Input
Complianc
e
Voltage
Output
Complianc
e
Voltage
Output
Resistance
Area (No.
of
Transistor
s)

Regulated Cascode CM

The output compliance voltage for this structure is given
as

v out =

2i out
2i out
+
β2
β3

(1.15)

The output resistance for this structure is given as
rout ≅ rds2 g m3 rds3g m1rds1
(1.16)
So this structure achieves an output resistance on the
2

order of g m rds

COMPARISON OF VARIOUS CM STRUCTURES
Simpl Standar High
e CM Cascode Swing
CM
CM

Regulate
Cascode
CM

Low

High

Mediu
m

High

High

Low

High

Mediu
m

High

High

Low

High

High

High

Highes
t

4

3

4

2

4

3

As output resistance is very important performance
parameter of a CM, table II summarizes this parameter for
different CM structures.

The output characteristic of this structure is shown in Fig.
11.

TABLE II.

OUTPUT RESISTANCES OF VARIOUS CM

Current Mirror
Simple CM
Standard Cascode CM
High Swing Cascode CM
Figure 11.

Wilso
n CM

Output characteristics for Regulated
Cascode CM

Wilson CM

Output Resistance (rout)

rds2
rds2 +rds4 +gm4rds2rds4 (1+η4 )
g m4 rds4 rds2
⎛ 1+rds3gm3 (1+η3 ) ⎞
⎜
⎟
+gm2rds1gm3rds3 ⎟
⎜
rds3 +rds2
⎜ 1+gm2rds2 ⎟
⎜
⎟
⎝
⎠
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Regulated Cascode CM

rds2 g m3 rds3g m1rds1

[6]
[7]

V.

CONCLUSION

In this article, various possible CM structures are
presented along with their merits and demerits. Any one
of them can be selected as per requirement. The most
important performance parameters for a CM are its
compliance voltages and output resistance. The most
frequently used CMs have been considered for
comparison of the performance parameters. They are
simple CM, standard cascode CM, high swing CM,
Wilson CM, Regulated cascode CM. From comparison of
various parameters of these structures, it can be seen that
Regulated cascode CM structure is best suited structure,
as it provides medium input and output compliance
voltage and very high output resistance.
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